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Abstract 
This paper presents an FPGA implementation of quaternion-based attitude determination solution using Peano-Baker 
algorithm. Hardware design architecture and logic implementation flow are proposed in detail. Utilizing parallel 
pipelining technique and functional module reuse method, the solution achieves high performances both in resource 
consumption and processing speed. Meanwhile, floating-point number format is employed to enhance computation 
accuracy.  Experimental results show that our solution shares comparable accuracy performance with expensive 
commercial device, but its processing frequency can reach as high as 0.26MHz which is much superior and makes it 
particularly suitable for practical applications with high speed requirement. 
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1. Introduction 
Attitude determination is one of the most important parts in strapdown inertial navigation systems, 
which have wide applications in both military fields and civil applications [1]. By far the most effective 
and popular way of attitude representation is unit quaternion for its advantages of simplicity and 
nonsingularity. Among all the published quaternion algorithms, Peano-Baker algorithm is widely used in 
practical engineering [2]. 
Traditional attitude determination systems mostly adopt software implementation using advanced 
languages such as C/C++, MATLAB. PC, microprocessors or digital signal processors (DSPs) [3,4] all 
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belong to software way of implementation and they have many drawbacks such as limited running speed, 
limited throughput, long development period, and high cost. In contrast, FPGA-based solution is 
superexcellent due to the very large number of components, large number of supported protocols, and 
numerous ready-to-use intellectual property cores. The implementation of quaternion calculation on 
FPGA can balance high flexibility, cost and performance. In this paper, we design and implement an 
FPGA-based attitude calculation solution using Peano-Baker algorithm. 
This paper is organized as follows: section 2 introduces the principle of Peano-Baker algorithm; 
section 3 describes algorithm implementation based on Althea’s EP2C35 chip. And the implementation 
performance is tested in section 4. Finally, the conclusion is presented in section 5. 
2. Peano-Baker Algorithm [4] 
When the sampling interval of angular rate is very small, the analytical solution of quaternion is shown 
as (1). 
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The Taylor series expansion of (1) is generated 
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The second power of matrixΔΘ  can be calculated as 
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  6 4 2 6 IθΔΘ = ΔΘ ⋅ ΔΘ = −Δ             ……                                        (5) 
Substituting (4) and (5) into (3) yields the result 
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Deforming (6), we can get quaternion updating formula 
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3. Hardware Logic design  
To test the implementation performance of Peano-Baker algorithm, we developed a whole quaternion 
calculation system on FPGA. The overall FPGA architecture comprises six modules: Clock Module, 
UART Receiving and Sending Module, FIFO, Normalization Module, and Processing unit and 
Arithmetic module. FPGA structure diagram is shown in Fig. 1. 
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 Fig. 1. FPGA structure diagram                                                             Fig. 2. UART receiving and sending state flow 
3.1. Clock Module 
This module is responsible for providing system synchronization clock of 50MHz and state machine 
clock of 3.3MHz for starting the processing unit. The 50M clock is generated through system PLL 
module while the 3.3M clock is generated by a Counter. 
3.2. UART Receiving And Sending Module 
The UART receiving module is employed for receiving and decoding three axes angular rate signals 
by RS-232 interface, and generating WR signal to store them in FIFO temporarily. The UART sending 
module is used to transmitting calculation results to PC for preservation and analysis. The UART 
receiving and sending state flow is illustrated in Fig. 2.  
3.3. FIFO 
FIFO is used as data buffer to store the angular rates of three dimensions for the future calculation in 
 avoid of the possible loss of input data.  
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3.4. Normalization Module 
To improve calculation accuracy, we adopt 32 bit floating-point number to execute the algorithm. Here, 
the floating format we used follows the IEEE754 Standard which is illustrated in Table I.  
Table 1.  IEEE 754 Format 
 
The value of number defined as Table I is 1 2 3 1271 2 3(1 2 2 2 ) 2
EM M M− − − −× + × + × + × + ×LS(-1) .                        
The data format transformation flow is shown in Fig. 3. 
3.5. Arithmetic Module [5]
Arithmetic module designs arithmetic logics of adder, and multiplier for IEEE 754 floating-point 
number. Fig. 4 illustrates the computation procedure of floating-point adder and floating-point multiplier 
modules respectively. 
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Fig. 3. Flow of data format transformation                  Fig. 4. (a) Floating-point adder; (b) Floating-point multiplier. 
3.6. Processing Unit 
To implement Peano-Baker algorithm easier, the trigonometric functions in (7) are expanded using the 
Taylor series and keep the former three items for simplicity, and it becomes   
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Substituting (2) into (8), we have 
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A finite-state machine (FSM) is employed to model Peano-Baker algorithm as shown in (8), (9), and 
(10). The calculation process use both serial and parallel operations for a compromise between the 
minimal amount of resource usage and the highest computation speed. Applying pipelining technique and 
module reuse technique, the FSM performance achieves the optimal. Fig. 5 illustrates the pipelining 
design of Peano-Baker algorithm. It uses three floating-point adders, four floating-point multipliers, 
several registers, etc., and manipulates 13-step machine to carry out the overall computation. Each step is 
completed in 0.3μs (3.3MHz clock) in FPGA; therefore, the operation of total 13 steps only needs 3.9μs. 
Thus the frequency of our implementation can reach 1/3.9μs=0.26MHz which is enough high for an 
attitude reference system. 
 
Fig. 5.  Pipelining design of Peano-Baker algorithm 
 
4. Implementation Performance and Verification 
The system is implemented using the Cyclone II EP2C35 FPGA from Altera, Inc which contains 
33216 logic elements, 483840 memory bits, and 35 embedded 18*18 multipliers. The Altera foundation 
computer-aided-design tool is used for the design and development of quaternion calculation. The FPGA 
design flow for the system is given as follows: First, the system is implemented using the Altera 
foundation tools and simulated at the register transfer level to verify the correctness of the design. By 
using the Altera Foundation tools, the logic synthesis is carried out to optimize the design, and the 
placement and routing are carried out automatically to generate the FPGA implementation file. Finally, 
the generated implementation file is downloaded to the FPGA development board for validating. 
Experiment results are compared with commercial device NAV440 of Crossbow Company. Fig. 6 
illustrate the experiment results. From Fig. 6, we can see that the proposed design of Peano-Baker 
2284  Ying He and Zhong-ke Shi / Procedia Engineering 29 (2012) 2279 – 22846 Ying He, Zhong-ke Shi/ Procedia Engineering 00 (2011) 000–000 
algorithm implementation works well because the results provided by the design closely track that of 
NAV440. 
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Fig. 6. (a) Roll Channel; (b) Pitch Channel; (c) Yaw Channel 
5. Conclusions 
This paper presents an FPGA-based attitude determination solution using Peano-Baker algorithm. The 
frequency of our solution can reach as high as 0.26MHz which is enough high for an attitude reference 
system. The solution is evaluated and validated by board-level test. Experiment results show that the 
designed implementation performs well, and it shares the same accuracy with expensive commercial 
device. In addition, it stands as a high speed, inexpensive solution for engineering applications.  
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